We have investigated the influence of a contact etch-stop layer ͑ESL͒ on the local mechanical stress in a deep sub-micrometer complementary metal oxide semiconductor ͑CMOS͒ field-effect transistor using convergent-beam electron diffraction with nanoscale resolution. By introducing a thin buffer layer of SiO x N y underneath the Si 3 N 4 contact ESL, we have shown that the compressive channel strain can be effectively mitigated, resulting in higher electron mobility and drive current in n-channel metal oxide semiconductor field-effect transistors, without undue impact on the electrical performance of p-channel transistors. Hence, the Si 3 N 4 /SiO x N y film stack is a promising alternative for contact ESL to enable high-performance CMOS devices. © 2004 The Electrochemical Society. ͓DOI: 10.1149/1.1843754͔ All rights reserved. The borderless contact process utilizing a contact etch-stop layer ͑ESL͒ has been widely employed in advanced complementary metal oxide semiconductor ͑CMOS͒ technology to minimize chip size as design rules scale down.
The borderless contact process utilizing a contact etch-stop layer ͑ESL͒ has been widely employed in advanced complementary metal oxide semiconductor ͑CMOS͒ technology to minimize chip size as design rules scale down. 1, 2 However, it has been reported in recent years that the performance of deep sub-micrometer MOS field-effect transistors ͑MOSFETs͒ is markedly influenced by the mechanical stress generated from the contact ESL in the channel region. [3] [4] [5] [6] Specifically, conventional plasma-enhanced chemical vapor deposited ͑PECVD͒ Si 3 N 4 ESL generally induces considerable compressive stress in miniaturized MOSFETs, resulting in electron mobility degradation. 5, 6 To overcome the deleterious effect of the Si 3 N 4 ESL, several solutions have been proposed in the past. Ito et al. claimed that n-channel MOSFET performance could be improved by altering the PECVD Si 3 N 4 film stress from compressive to tensile, however at the expense of p-channel MOSFET performance. 5 On the other hand, Shimizu et al. reported that Si 3 N 4 ESL induced compressive stress in n-channel MOSFETs could be largely relaxed using selective Ge implantation into the Si 3 N 4 layer. 6 In this paper, we report a simple local mechanical stress reduction approach by incorporating a thin buffer layer of PECVD silicon oxynitride (SiO x N y ) underneath the compressive Si 3 N 4 ESL film. The proposed SiN/SiO x N y ESL improves the performance of n-channel MOSFETs without affecting the p-channel MOSFET performance. The local mechanical stress reduction in the transistor channel is verified using convergent-beam electron diffraction ͑CBED͒ with nano-scale resolution. 7, 8 Additionally, we show that the lattice strain variation along the channel is significantly reduced using the Si 3 N 4 /SiO x N y ESL film.
Experimental
The devices were n-and p-channel MOSFETs with channel width/length ͑W/L͒ of 10/0.12 m, fabricated using 0.13 m CMOS technology. To demonstrate the local mechanical stress reduction in the transistor channel using Si 3 N 4 /SiO x N y ESL, two contact ESL films were evaluated in this study: ͑A͒ a single 300 Å layer of Si 3 N 4 , and ͑B͒ a stacked layer comprising of 200 Å silicon oxynitride (SiO x N y ) capped with 300 Å Si 3 N 4 . The Si 3 N 4 and SiO x N y were deposited by PECVD at 480-550°C, using SiH 4 /N 2 and SiH 4 /N 2 /N 2 O gases, respectively. An in situ process recipe has been developed for forming the Si 3 N 4 /SiO x N y film. CBED patterns were captured using a Tecnai F20 transmission electron microscope ͑TEM͒ equipped with a field-emission gun ͑FEG͒ and a Gatan imaging filter ͑GIF͒. Scanning transmission electron microscopy ͑STEM͒ mode was used to collect CBED patterns at specific locations with a probe size of about 2 nm. The use of energy filtering to collect zero-energy-loss images reduces the background inelastic scattering considerably so that the contrast in the CBED patterns is enhanced when taken at room temperature. A cross-sectional TEM image of a MOSFET with the CBED measurement positions indicated is depicted in Fig. 1a . A typical CBED pattern obtained from one of these locations is illustrated in Fig. 1b . Distinct higher-order Laue zone ͑HOLZ͒ lines could be readily observed on the CBED pattern, facilitating the extraction of lattice strain components, xx and yy, using the EMS software package. 9 The typical standard deviation of the measured strain was 1.8 ϫ 10 Ϫ4 . 8 In determining xx and yy the x-axis is taken along the channel, and the y-axis is normal to the substrate surface. A positive sign of the strain component is associated with a tensile strain, while a negative sign indicates a compressive strain.
Results and Discussion
Figure 2a compares the xx strain variation measured from the source to the drain contacts, between the Si 3 N 4 /SiO x N y and the Si 3 N 4 ESL samples. The Si 3 N 4 ESL sample exhibited a large spatial variation of the xx strain. Below the source and drain contacts ͑locations 1 and 5͒, the lattice strain showed a relatively high tensile stress (xx Ͼ 0). This has been attributed to the fact that a compressive overlayer generally yields a tensile strain in the substrate underneath. 10 In contrast, directly under the gate electrode ͑location 3͒, the lattice strain has changed from tensile to compressive (xx Ͻ 0). Our observation is in agreement with a previous study asserting that the lattice strain under a gate electrode of a shortchannel transistor was predominately dictated by the stress from the sidewall of the gate electrode exerted from the ESL. 5 On the other hand, the lateral strain profile of the Si 3 N 4 /SiO x N y ESL sample displayed significantly smaller variation when compared to that of the Si 3 N 4 ESL sample, as seen in Fig. 2a . Furthermore, the locations below the source/drain contacts and gate electrode have much smaller strain magnitudes than for the Si 3 N 4 ESL sample. Hence, the incorporation of a SiO x N y film beneath a Si 3 N 4 ESL aids considerably in cushioning the compressive stress induced by the Si 3 N 4 film in the transistor channel. The result is consistent with the blanket film stress measurements for different wafers with varying nitride thickness listed in Fig. 2a Fig. 2a , it is evident that the magnitude of yy is opposite to that of xx. This is attributed to the fact that compressive strain in one direction typically results in a tensile strain in the perpendicular direction. Figure 3 shows a comparison of the n-channel MOSFET saturation drain current (I dsat ) and maximum transconductance (Gm max ) between the Si 3 N 4 /SiO x N y ͑Fig. 3a͒ and Si 3 N 4 ͑Fig. 3b͒ ESL samples. The (I dsat ) was measured at the bias condition V ds ϭ V gs ϭ 1.2 V while grounding the source and substrate terminals. The (Gm max ) was extracted from the I d -V g characteristics measured with V ds ϭ 0.05 V. Because Gm max Ϸ(W/L)C ox V ds , it tracks the effective carrier mobility ͑͒ in the transistor channel because the transistor size and gate capacitance (C ox ) were identical for both the Si 3 N 4 /SiO x N y and the Si 3 N 4 ESL samples. The electrical measurements were performed on many die across a wafer. As seen from Fig. 3a and b , it is clear that the Si 3 N 4 /SiO x N y ESL sample had a higher (I dsat ) (ϳ2%) and (Gm max ) (ϳ4%) than the Si 3 N 4 ESL sample. This observation is attributed to the Si 3 N 4 /SiO x N y ESL sample having a higher electron mobility than the Si 3 N 4 ESL sample, as a consequence of reduced compressive strain in the transistor channel region due to the SiO x N y buffering effect shown in Fig. 2a . Note that this is the first direct experimental evidence that the local channel strain in a deep sub-micrometer n-channel MOS-FET is influenced by the ESL stress, and that the stress in turn affects the electrical conduction of the transistor. Additionally, it can be inferred from Fig. 2a and 3 that the lattice strain below the source/drain contacts has minimal impact on the electrical performance of a MOSFET, as Si 3 N 4 ESL has a significantly higher tensile strain below the source/drain contacts without a corresponding improvement in electrical performance. In Fig. 4 the p-channel MOSFET electrical performance of Si 3 N 4 /SiO x N y and Si 3 N 4 ESL samples are compared. It can be seen that the introduction of the SiO x N y layer has no discernible influence on the electrical performance of the p-channel MOSFETs. This may be attributed to the piezoresistive effect, in which the stress components along the channel length and channel width act adversely against each other to determine the performance of p-channel MOSFET and this may result in minimal effect on the hole mobility. 3, 11, 12 The stress exerted by the nitride capping layer may not be completely uniaxial which we normally presume. In reality, it is usually a combination of both uniaxial and biaxial stresses.
The stress relief effect of SiO x N y film can be explained by the more relaxed structural configuration of the non-stoichiometric SiO x N y film. The structural configuration of a Si 3 N 4 film consists of a Si-N 4 network, while a SiO x N y film comprises a combination of 
Conclusion
In summary, we have demonstrated, using CBED, that the compressive channel strain in a deep-sub micrometer MOSFET could be relieved by introducing a thin buffer layer of SiO x N y underneath the Si 3 N 4 contact ESL. We have further shown that the channel stress reduction has benefited the electron mobility and drive current in n-channel MOSFETs, but without significant impact on the electrical performance of p-channel transistors. Hence, an optimized Si 3 N 4 /SiO x N y contact ESL process could offer a simple promising alternative to permit high device performance in deep sub-micron CMOS technology. Moreover, the etch selectivity required for ESL would not be unduly compromised since the SiO x N y layer is capped with a robust etch-stop Si 3 N 4 layer. 
